"A study on placement of post silicon clock tuning buffers for mitigating ..."

Kelageri Nagaraj, Sandip Kundu (2009)

> Home

Details and statistics

DOI: 10.1109/DATE.2009.5090674

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  authority control:
- export record
  dblp key:
  - conf/date/NagarajK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/NagarajK09
Kelageri Nagaraj, Sandip Kundu:
A study on placement of post silicon clock tuning buffers for mitigating impact of process variation. DATE 2009: 292-295

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.