default search action
"Prediction of interconnect delay in logic synthesis."
Horng-Fei Jyu, Sharad Malik (1995)
- Horng-Fei Jyu, Sharad Malik:
Prediction of interconnect delay in logic synthesis. ED&TC 1995: 411-417
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.