"A Hardware/Software Concurrent Design for a Real-Time SP@ML MPEG2 ..."

Mitsuo Ikeda et al. (1996)

> Home

Details and statistics

DOI: 10.1109/EDTC.1996.494320

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-20

- view
  authority control:
- export record
  dblp key:
  - conf/date/IkedaOAITK96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/IkedaOAITK96
Mitsuo Ikeda, Tsuneo Okubo, Tetsuya Abe, Yoshinori Ito, Yutaka Tashiro, Ryota Kasai:
A Hardware/Software Concurrent Design for a Real-Time SP@ML MPEG2 Video-Encoder Chip Set. ED&TC 1996: 320-327

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.