"STAIR: High Reliable STT-MRAM Aware Multi-Level I/O Cache Architecture by ..."

Mostafa Hadizadeh, Elham Cheshmikhani, Hossein Asadi (2020)

> Home

Details and statistics

DOI: 10.23919/DATE48585.2020.9116550

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/date/HadizadehCA20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/HadizadehCA20
Mostafa Hadizadeh, Elham Cheshmikhani, Hossein Asadi:
STAIR: High Reliable STT-MRAM Aware Multi-Level I/O Cache Architecture by Adaptive ECC Allocation. DATE 2020: 1484-1489

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.