"A pseudo delay-insensitive timing model to synthesizing low-power ..."

Oscar Garnica, Juan Lanchares, Román Hermida (2001)

> Home

Details and statistics

DOI: 10.1109/DATE.2001.915146

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/GarnicaLH01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/GarnicaLH01
Oscar Garnica, Juan Lanchares, Román Hermida:
A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits. DATE 2001: 810

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.