"Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC ..."

Youngchul Cho et al. (2003)

> Home

Details and statistics

DOI: 10.1109/DATE.2003.1186684

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/ChoLYCZ03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ChoLYCZ03
Youngchul Cho, Ganghee Lee, Sungjoo Yoo, Kiyoung Choi, Nacer-Eddine Zergainoh:
Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design. DATE 2003: 20132-20137

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.