"Runtime verification of nonlinear analog circuits using incremental ..."

Seyed Nematollah Ahmadyan, Jayanand Asok Kumar, Shobha Vasudevan (2013)

> Home

Details and statistics

DOI: 10.7873/DATE.2013.019

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  authority control:
- export record
  dblp key:
  - conf/date/AhmadyanKV13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/AhmadyanKV13
Seyed Nematollah Ahmadyan, Jayanand Asok Kumar, Shobha Vasudevan:
Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm. DATE 2013: 21-26

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.