"High-speed camera with embedded FPGA processing."

Uros Stevanovic et al. (2012)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/dasip/StevanovicCCHKVBW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dasip/StevanovicCCHKVBW12
Uros Stevanovic, Michele Caselle, Suren Chilingaryan, A. Herth, Andreas Kopmann, Matthias Vogelgesang, M. Balzer, M. Weber:
High-speed camera with embedded FPGA processing. DASIP 2012: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.