"High-performance placement for large-scale heterogeneous FPGAs with clock ..."

Ziran Zhu et al. (2022)

> Home

Details and statistics

DOI: 10.1145/3489517.3530567

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/ZhuMLLCYC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ZhuMLLCYC22
Ziran Zhu, Yangjie Mei, Zijun Li, Jingwen Lin, Jianli Chen, Jun Yang, Yao-Wen Chang:
High-performance placement for large-scale heterogeneous FPGAs with clock constraints. DAC 2022: 643-648

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.