"Effective Use of Boolean Satisfiability Procedures in the Formal ..."

Miroslav N. Velev, Randal E. Bryant (2001)

> Home

Details and statistics

DOI: 10.1145/378239.378469

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/VelevB01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/VelevB01
Miroslav N. Velev, Randal E. Bryant:
Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors. DAC 2001: 226-231

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.