"Partitioning of logic graphs: A theoretical analysis of pin reduction."

Robert B. Hitchcock Sr. (1970)

> Home

Details and statistics

DOI: 10.1145/800160.805112

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/Sr70
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/Sr70
Robert B. Hitchcock Sr.:
Partitioning of logic graphs: A theoretical analysis of pin reduction. DAC 1970: 54-63

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.