"Unlocking efficiency and scalability of reversible logic synthesis using ..."

Mathias Soeken, Anupam Chattopadhyay (2016)

> Home

Details and statistics

DOI: 10.1145/2897937.2898107

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/SoekenC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/SoekenC16
Mathias Soeken, Anupam Chattopadhyay:
Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis. DAC 2016: 149:1-149:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.