"Transistor level gate modeling for accurate and fast timing, noise, and ..."

Shiva Raja et al. (2008)

> Home

Details and statistics

DOI: 10.1145/1391469.1391588

access: closed

type: Conference or Workshop Paper

metadata version: 2024-07-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/RajaVBG08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/RajaVBG08
Shiva Raja, F. Varadi, Murat R. Becer, Joao Geada:
Transistor level gate modeling for accurate and fast timing, noise, and power analysis. DAC 2008: 456-461

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.