"A fast hardware/software co-verification method for system-on-a-chip by ..."

Yuichi Nakamura et al. (2004)

> Home

Details and statistics

DOI: 10.1145/996566.996655

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/NakamuraHKYY04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/NakamuraHKYY04
Yuichi Nakamura, Kohei Hosokawa, Ichiro Kuroda, Ko Yoshikawa, Takeshi Yoshimura:
A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication. DAC 2004: 299-304

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.