"Challenges in gate level modeling for delay and SI at 65nm and below."

Igor Keller, King Ho Tam, Vinod Kariat (2008)

> Home

Details and statistics

DOI: 10.1145/1391469.1391590

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/KellerTK08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/KellerTK08
Igor Keller, King Ho Tam, Vinod Kariat:
Challenges in gate level modeling for delay and SI at 65nm and below. DAC 2008: 468-473

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.