"VHDL-Based Design and Design Methodology for Reusable High Performance ..."

Ireneusz Janiszewski, Bernhard Hoppe, Hermann Meuth (2001)

> Home

Details and statistics

DOI: 10.1145/378239.379026

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/JaniszewskiHM01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/JaniszewskiHM01
Ireneusz Janiszewski, Bernhard Hoppe, Hermann Meuth:
VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers. DAC 2001: 573-578

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.