"Clock Period Minimization with Minimum Delay Insertion."

Shih-Hsu Huang et al. (2007)

> Home

Details and statistics

DOI: 10.1145/1278480.1278720

access: closed

type: Conference or Workshop Paper

metadata version: 2021-09-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/HuangCCN07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HuangCCN07
Shih-Hsu Huang, Chun-Hua Cheng, Chia-Ming Chang, Yow-Tyng Nieh:
Clock Period Minimization with Minimum Delay Insertion. DAC 2007: 970-975

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.