


default search action
"A Compaction Method for Full Chip VLSI Layouts."
Joseph Dao et al. (1993)
- Joseph Dao, Nobu Matsumoto, Tsuneo Hamai, Chusei Ogawa, Shojiro Mori:
A Compaction Method for Full Chip VLSI Layouts. DAC 1993: 407-412

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.