"Enabling sub-blocks erase management to boost the performance of 3D NAND ..."

Tseng-Yi Chen et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2897937.2898018

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/ChenCHC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenCHC16
Tseng-Yi Chen, Yuan-Hao Chang, Chien-Chung Ho, Shuo-Han Chen:
Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory. DAC 2016: 92:1-92:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.