"Process, Circuit and System Co-optimization of Wafer Level Co-Integrated ..."

Trong Huynh Bao et al. (2019)

> Home

Details and statistics

DOI: 10.1145/3316781.3317886

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-08

- view
  authority control:
- export record
  dblp key:
  - conf/dac/BaoVSMRPCYSFKM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/BaoVSMRPCYSFKM19
Trong Huynh Bao, Anabela Veloso, Sushil Sakhare, Philippe Matagne, Julien Ryckaert, Manu Perumkunnil, Davide Crotti, Farrukh Yasin, Alessio Spessot, Arnaud Furnémont, Gouri Sankar Kar, Anda Mocuta:
Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications. DAC 2019: 13

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.