default search action
"Hierarchical top-down layout design method for VLSI chip."
Tohru Adachi et al. (1982)
- Tohru Adachi, Hitoshi Kitazawa, Mitsuyoshi Nagatani, Tsuneta Sudo:
Hierarchical top-down layout design method for VLSI chip. DAC 1982: 785-791
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.