"Cache-Aware Spatial Indices on Chip Multi-Processors: Limitations and ..."

Minhui Lv, Wei Xiong (2016)

> Home

Details and statistics

DOI: 10.1109/CYBERC.2016.68

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cyberc/LvX16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cyberc/LvX16
Minhui Lv, Wei Xiong:
Cache-Aware Spatial Indices on Chip Multi-Processors: Limitations and Opportunities. CyberC 2016: 321-327

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.