"An IEEE Compliant Floating-Point Adder with the Deeply Pipelining Paradigm ..."

Jie Shao, Ning Ye, Xiao-Yan Zhang (2008)

> Home

Details and statistics

DOI: 10.1109/CSSE.2008.590

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/csse/JieNX08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/csse/JieNX08
Jie Shao, Ning Ye, Xiao-Yan Zhang:
An IEEE Compliant Floating-Point Adder with the Deeply Pipelining Paradigm on FPGAs. CSSE (4) 2008: 50-53

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.