"A Novel Bus Encoding Technique for Low Power VLSI."

Jayapreetha Natesan, Damu Radhakrishnan (2004)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2004-11-23

- no documents available
- export record
  dblp key:
  - conf/csreaESA/NatesanR04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/csreaESA/NatesanR04
Jayapreetha Natesan, Damu Radhakrishnan:
A Novel Bus Encoding Technique for Low Power VLSI. ESA/VLSI 2004: 54-62

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.