"Scaling the Performance of Tiled Processor Architectures with ..."

Yongqing Ren et al. (2009)

> Home

Details and statistics

DOI: 10.1109/CSO.2009.233

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/cso/RenACXW09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cso/RenACXW09
Yongqing Ren, Hong An, Ming Cong, Guang Xu, Li Wang:
Scaling the Performance of Tiled Processor Architectures with On-Chip-Network Topology. CSO (1) 2009: 77-81

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.