"The FPGA Implementation of Amplitude-Locked Loop System for Co-channel ..."

Chia-Hung Huang, Yin-Chih Chen, Gwo-Jia Jong (2011)

> Home

Details and statistics

DOI: 10.1007/978-3-642-23357-9_81

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/csee2/HuangCJ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/csee2/HuangCJ11
Chia-Hung Huang, Yin-Chih Chen, Gwo-Jia Jong:
The FPGA Implementation of Amplitude-Locked Loop System for Co-channel Communication Chip Design. CSEE (5) 2011: 458-461

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.