"Hardware Optimization on FPGA for the Modular Multiplication in the AMNS ..."

Asma Chaouch et al. (2019)

> Home

Details and statistics

DOI: 10.1007/978-3-030-41568-6_8

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/crisis/ChaouchDDMOB19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/crisis/ChaouchDDMOB19
Asma Chaouch, Fangan-Yssouf Dosso, Laurent-Stéphane Didier, Nadia El Mrabet, Bouraoui Ouni, Belgacem Bouallegue:
Hardware Optimization on FPGA for the Modular Multiplication in the AMNS Representation. CRiSIS 2019: 113-127

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.