"Rectangle Placement for VLSI Testing."

Merav Aharoni et al. (2015)

> Home

Details and statistics

DOI: 10.1007/978-3-319-18008-3_2

access: closed

type: Conference or Workshop Paper

metadata version: 2018-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cpaior/AharoniBFGIS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cpaior/AharoniBFGIS15
Merav Aharoni, Odellia Boni, Ari Freund, Lidor Goren, Wesam Ibraheem, Tamir Segev:
Rectangle Placement for VLSI Testing. CPAIOR 2015: 18-30

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.