"Synthesis of Pareto Efficient Technical Architectures for Multi-core Systems."

Sergey Zverlov, Sebastian Voss (2014)

> Home

Details and statistics

DOI: 10.1109/COMPSACW.2014.63

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/compsac/ZverlovV14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/compsac/ZverlovV14
Sergey Zverlov, Sebastian Voss:
Synthesis of Pareto Efficient Technical Architectures for Multi-core Systems. COMPSAC Workshops 2014: 366-371

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.