"Cycle count accurate memory modeling in system level design."

Yi-Len Lo, Mao Lin Li, Ren-Song Tsay (2009)

> Home

Details and statistics

DOI: 10.1145/1629435.1629475

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/codes/LoLT09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/codes/LoLT09
Yi-Len Lo, Mao Lin Li, Ren-Song Tsay:
Cycle count accurate memory modeling in system level design. CODES+ISSS 2009: 287-294

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.