"Memory System Design for a Multi-core Processor."

Jianjun Guo et al. (2008)

> Home

Details and statistics

DOI: 10.1109/CISIS.2008.39

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/cisis/GuoLPHCDW08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cisis/GuoLPHCDW08
Jianjun Guo, Ming-che Lai, Zhengyuan Pang, Libo Huang, Fangyuan Chen, Kui Dai, Zhiying Wang:
Memory System Design for a Multi-core Processor. CISIS 2008: 601-606

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.