"A 252 Spins Scalable CMOS Ising Chip Featuring Sparse and Reconfigurable ..."

Yuqi Su et al. (2021)

> Home

Details and statistics

DOI: 10.1109/CICC51472.2021.9431401

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/SuMKK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/SuMKK21
Yuqi Su, Junjie Mu, Hyunjoon Kim, Bongjin Kim:
A 252 Spins Scalable CMOS Ising Chip Featuring Sparse and Reconfigurable Spin Interconnects for Combinatorial Optimization Problems. CICC 2021: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.