"9.1x Error acceptable adaptive artificial neural network coupled LDPC ECC ..."

Toshiki Nakamura, Yoshiaki Deguchi, Ken Takeuchi (2018)

> Home

Details and statistics

DOI: 10.1109/CICC.2018.8357064

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/NakamuraDT18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/NakamuraDT18
Toshiki Nakamura, Yoshiaki Deguchi, Ken Takeuchi:
9.1x Error acceptable adaptive artificial neural network coupled LDPC ECC for charge-trap and floating-gate 3D-NAND flash memories. CICC 2018: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.