"An output structure for a bi-modal 6.4-Gbps GDDR5 and 2.4-Gbps DDR3 ..."

Navin K. Mishra et al. (2011)

> Home

Details and statistics

DOI: 10.1109/CICC.2011.6055399

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/MishraJLMSA11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/MishraJLMSA11
Navin K. Mishra, Manish Jain, Phuong Le, Sanku Mukherjee, Arul Sendhil, Amir Amirkhany:
An output structure for a bi-modal 6.4-Gbps GDDR5 and 2.4-Gbps DDR3 compatible memory interface. CICC 2011: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.