"5GHz SRAM for High-Performance Compute Platform in 5nm CMOS."

R. Mathur et al. (2022)

> Home

Details and statistics

DOI: 10.1109/CICC53496.2022.9772840

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/MathurKAAGWBTJZ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/MathurKAAGWBTJZ22
R. Mathur, M. Kumar, Vivek Asthana, S. Aggarwal, S. Gupta, D. Wanjul, A. Baradia, S. Thota, P. Jain, B. Zheng, A. Cubeta, S. Thyagarajan, A. Chen, Y. K. Chong:
5GHz SRAM for High-Performance Compute Platform in 5nm CMOS. CICC 2022: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.