"A versatile low-jitter PLL in 90-nm CMOS for SerDes transmitter clocking."

Alvin Leng Sun Loke et al. (2005)

Details and statistics

DOI: 10.1109/CICC.2005.1568728

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17