"A background calibrated 28GS/s 8b interleaved SAR ADC in 28nm CMOS."

Michael Q. Le et al. (2017)

Details and statistics

DOI: 10.1109/CICC.2017.7993699

access: closed

type: Conference or Workshop Paper

metadata version: 2021-11-19

a service of  Schloss Dagstuhl - Leibniz Center for Informatics