"Switching well noise analysis and minimization strategy for low ..."

Akio Koyama et al. (1999)

> Home

Details and statistics

DOI: 10.1109/CICC.1999.777325

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/KoyamaTKAU99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/KoyamaTKAU99
Akio Koyama, Masatoshi Tsuge, Jun'ya Kudo, Tatsuhiro Aida, Makio Uchida:
Switching well noise analysis and minimization strategy for low V_th CMOS integrated circuits. CICC 1999: 475-478

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.