"A 40-nm low-power SRAM with multi-stage replica-bitline technique for ..."

Shigenobu Komatsu et al. (2009)

> Home

Details and statistics

DOI: 10.1109/CICC.2009.5280731

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/KomatsuYMMSO09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/KomatsuYMMSO09
Shigenobu Komatsu, Masanao Yamaoka, Masao Morimoto, Noriaki Maeda, Yasuhisa Shimazaki, Kenichi Osada:
A 40-nm low-power SRAM with multi-stage replica-bitline technique for reducing timing variation. CICC 2009: 701-704

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.