"A 28nm All-Digital Droop Detection and Mitigation Circuit Using a Shared ..."

Minyoung Kang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/CICC60959.2024.10528973

access: closed

type: Conference or Workshop Paper

metadata version: 2024-06-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/KangKPJJ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/KangKPJJ24
Minyoung Kang, Sunghoon Kim, Youngmin Park, Sangsu Jeong, Dongsuk Jeon:
A 28nm All-Digital Droop Detection and Mitigation Circuit Using a Shared Dual-Mode Delay Line with 14.8% VminReduction and 42.9% Throughput Gain. CICC 2024: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.