"A 0.991JS FFT-Based Fast-Locking, 0.82GHz-to-4.lGHz DPLL-Based ..."

Woosong Jung et al. (2023)

> Home

Details and statistics

DOI: 10.1109/CICC57935.2023.10121322

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/JungKSLJ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/JungKSLJ23
Woosong Jung, Hyojun Kim, Yeonggeun Song, Kwang-Hoon Lee, Deog-Kyoon Jeong:
A 0.991JS FFT-Based Fast-Locking, 0.82GHz-to-4.lGHz DPLL-Based lnput-Jitter-Filtering Clock Driver with Wide-Range Mode-Switching 8-Shaped LC Oscillator for DRAM Interfaces. CICC 2023: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.