"A 40/30 MS/s Dual-Mode Pipelined ADC with Error Averaging Techniques in ..."

Tsung-Chih Hung, Tai-Haur Kuo (2019)

> Home

Details and statistics

DOI: 10.1109/CICC.2019.8780368

access: closed

type: Conference or Workshop Paper

metadata version: 2019-08-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/HungK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/HungK19
Tsung-Chih Hung, Tai-Haur Kuo:
A 40/30 MS/s Dual-Mode Pipelined ADC with Error Averaging Techniques in 90nm CMOS Achieving 71.2/74.5 dB SNDR over the Entire Nyquist Bandwidth. CICC 2019: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.