"A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive ..."

Markus Hiienkari et al. (2014)

> Home

Details and statistics

DOI: 10.1109/CICC.2014.6946095

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/HiienkariTKTK14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/HiienkariTKTK14
Markus Hiienkari, Jukka Teittinen, Lauri Koskinen, Matthew J. Turnquist, Mikko Kaltiokallio:
A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS. CICC 2014: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.