"A 16-Gb/s backplane transceiver with 12-tap current integrating DFE and ..."

Gautam R. Gangasani et al. (2011)

> Home

Details and statistics

DOI: 10.1109/CICC.2011.6055366

access: closed

type: Conference or Workshop Paper

metadata version: 2024-07-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/GangasaniHBRBFKSQXNRGWGSM11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/GangasaniHBRBFKSQXNRGWGSM11
Gautam R. Gangasani, Chun-Ming Hsu, John F. Bulzacchelli, Sergey V. Rylov, Troy J. Beukema, David Freitas, William R. Kelly, Michael Shannon, Jieming Qi, Hui H. Xu, Joseph Natonio, Todd M. Rasmus, Jong-Ru Guo, Michael Wielgos, Jon Garlett, Michael Sorna, Mounir Meghelli:
A 16-Gb/s backplane transceiver with 12-tap current integrating DFE and dynamic adaptation of voltage offset and timing drifts in 45-nm SOI CMOS technology. CICC 2011: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.