"A 165 MS/s 8-bit CMOS A/D converter with background offset cancellation."

Gennady Feygin et al. (2001)

> Home

Details and statistics

DOI: 10.1109/CICC.2001.929745

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/FeyginNCHPMWP01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/FeyginNCHPMWP01
Gennady Feygin, Krishnaswamy Nagaraj, Ranjan Chattopadhyay, R. Herrera, I. Papantonopoulos, David A. Martin, P. Wu, Shanthi Pavan:
A 165 MS/s 8-bit CMOS A/D converter with background offset cancellation. CICC 2001: 153-156

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.