"A 3.3 V transconductor in 0.35 μm CMOS with 80 dB SFDR up to 10 MHz."

Uma Chilakapati, Terri S. Fiez, Aria Eshraghi (2001)

> Home

Details and statistics

DOI: 10.1109/CICC.2001.929822

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/ChilakapatiFE01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ChilakapatiFE01
Uma Chilakapati, Terri S. Fiez, Aria Eshraghi:
A 3.3 V transconductor in 0.35 μm CMOS with 80 dB SFDR up to 10 MHz. CICC 2001: 459-462

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.