"A million gate PLD with 622 MHz I/O interface, multiple PLLs and high ..."

Sammy Cheung et al. (2000)

> Home

Details and statistics

DOI: 10.1109/CICC.2000.852636

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/CheungCACGKKLOS00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/CheungCACGKKLOS00
Sammy Cheung, Kar Keng Chua, Boon Jin Ang, Thow Pang Chong, Wei Lian Goay, Wei Yee Koay, Sin Wo Kuan, Chooi Pei Lim, Jiunn Shyong Oon, Theam Thye See, Chiakang Sung, Kim Pin Tan, Yu Fong Tan, Choong Kit Wong:
A million gate PLD with 622 MHz I/O interface, multiple PLLs and high performance embedded CAM. CICC 2000: 143-146

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.