"Methodology for I/O cell placement and checking in ASIC designs using ..."

Patrick H. Buffet et al. (2000)

> Home

Details and statistics

DOI: 10.1109/CICC.2000.852632

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/BuffetNPSY00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/BuffetNPSY00
Patrick H. Buffet, Joseph Natonio, Robert A. Proctor, Yu H. Sun, Gulsun Yasar:
Methodology for I/O cell placement and checking in ASIC designs using area-array power grid. CICC 2000: 125-128

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.