![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"A design of FPGA-based DSRC receiver."
Xiang Li et al. (2015)
- Xiang Li, Chao Wang, Fuqiang Liu, Fen Liu, Changwei He, Chenghao Lv, Wei Yin, Qingquan Zou:
A design of FPGA-based DSRC receiver. ChinaCom 2015: 585-589
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.