"Parallel Symbol Timing Recovery Using FPGA for 600 Msps QPSK."

Di Huang et al. (2017)

Details and statistics

DOI: 10.1007/978-3-319-78130-3_23

access: closed

type: Conference or Workshop Paper

metadata version: 2018-07-19

a service of  Schloss Dagstuhl - Leibniz Center for Informatics